The paper presents a synthesis approach for pipelinelike controller structures. These structures allow to implement a built-in self-test in two sessions without any extra test registers. Hence the additional delay imposed by the test circuitry is reduced, the fault coverage is increased, and in many cases the overall area is minimal, too. The selj-testable structure for a given$nite state machine specification is derived from an appropriate realization of the machine. A theorem is proven that such realizations can be constructed by means of partition pairs. An algorithm to determine optimal realizations is developed and benchmark experiments are presented to demonstrate the applicability of the presented approach .
Introduction
Usually the BIST is implemented by so-called multifunctional test registers like the well-known BILBO which are able to work as a system register, to generate test patterns and to compress the test responses by signature analysis. Such test registers have been developed for random, deterministic, pseudo-exhaustive and weighted random patterns [19, 10, 4, 25, 171 . However, the circuit structure obtained from conventional synthesis procedures as shown in figure 1 is not a priori compatible with BIST, as during self-testing the register should generate patterns and evaluate test responses concurrently.
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The application of microelectronic systems in safetycritical areas, e.g. in avionics or medicine, demands extremely high quality standards, and thus refined testing techniques. The problem of implementing efficient tests providing a complete or very high fault coverage is particularly difficult for controllers because of their irregular structure and the reduced observability and controllability of internal states. Conventionally the circuit structure for a controller is synthesized from a finite state machine specification performing state coding and logic minimization [5, 6, 12, 23, 221 . But even if advanced synthesis techniques are used to generate sequentially irredundant controllers, the necessary test sequences might be prohibitively long [ 11, 2, 211 . To overcome this problem either additional test functions have to be considered during synthesis or testability features such as built-in self-test (BIST) have to be added to the synthesized structure [7, 9, 11 . With respect to safety-critical applications BIST is of special importance, since the capabilities for test pattern generation and test response evaluation on chip can also be used for periodic maintenance tests. This kind of parallel self-test, where the signatures are used as test patterns, is only feasible in a few cases, but in general the required properties of the test patterns cannot be guaranteed [18, 131 . In most cases the signatures are not exhaustive, (weighted) random or even deterministic, and an additional test register is usually required (figure 2). The test register T is only incorporated for test purposes, and it must be transparent during system mode. This is a common self-test architecture, for variations see also [l]. But all these configurations have some serious drawbacks:
1) The number of flipflops must be doubled.
2)
In system mode the test register T must be transparent or bypassed. This prolongs the critical path and may slow down the system speed of the controller. 3) There are faults on the feedback lines from R to the inputs of C which are not detected, as these lines are not completely exercised during self-test. This holds, even if the connections between R and T are tested in an additional step. The last two disadvantages can be circumvented by doubling not only the flipflops but also the combinational circuitry (see figure 3) . If both copies of R are initialized to the same values, the structure of figure 3 implements the same machine as the structure of figure 1. None of the registers needs to be transparent during system mode and there is no additional delay imposed this way. The self-test can be performed in two sessions by alternatively using one of the registers for pattern generation and the other for signature analysis. Moreover, as there is no transparency mode or bypassing a complete fault coverage is possible. The main drawback of the solution shown in figure 3 is the high hardware overhead. In this paper a synthesis technique is presented which reduces this overhead by implementing two different combinational networks C1 and C2 and two different registers RI and R2 (see figure 4) . In general the registers R and T of figure 1 to 3 are wider than the registers R1 and R2, hence the structure of figure 4 needs less flipflops than the self-testable structures of figure 2 and 3. Furthermore, also the combinational circuits C1 and C2 are smaller than the original circuit. It will be shown that in many cases not only faultcoverage and speed are increased, but also the hardware overhead for integrating a self-test is reduced. In addition to that this architecture is also compatible with synthesis techniques which use autonomous transitions of the test register as system transitions [14] .
It is important to note that this structure is different from structures provided by decomposition techniques where the resulting submachines contain internal feedback loops [16, 3, 151. In contrast to known approaches trying to reduce dependencies between state variables by appropriate state coding the presented work addresses the problem already at the finite state machine level [24, 81. Based on algebraic structure theory for a given finite state machine specification a realization is constructed which supports a self-testable structure as shown in figure 4. State coding and logic minimization are then applied to this realization.
The rest of the paper is organized as follows: In section 2 the notion of finite state machines supporting selftestable structures is introduced and the problem of synthesizing optimal self-testable controllers is stated as an optimization problem at the finite state machine level. Subsequently in section 3 the existence of suitable finite state machine realizations is related to the existence of partition pairs with additional properties, and an algorithm is developed which solves the problem stated in section 2.
Section 4 provides experimental results. Conclusions and comments on future work are given in section 5.
Basic definitions and problem statement
In this section the problem of synthesizing self-testable controllers is reduced to an optimization problem at the finite state machine level. To allow a precise problem statement first some basic definitions are summarized and the notion of finite state machines supporting self-testable structures is introduced. Throughout this work it is assumed that controllers are fully specified as mealy-type finite state machines. Figure 5 shows an example, which is used throughout this paper.
To guarantee that a finite state machine can be implemented by a self-testable structure as shown in figure 4 it is necessary to require some additional properties. Obviously the straightforward implementation of such a finite state machine provides a self-testable structure with Registers R1 and R2 for the sets S i and S2, combinational circuits C1 and C2 implementing the functions 61 and 62 and an output function h.
Self-testable controllers can therefore be synthesized from finite state machine specifications in two steps. First a finite state machine which realizes the specification and which supports a self-testable structure is constructed and then state coding and logic minimization algorithms are applied to this realization. The term realization is used in the sense of definition 3. 
6*(a(s), t(i)) = a(6(s, i)) and c(h*(a(s), t(i)))
holds for all SE S and itz I.
For a given finite state machine several realizations supporting self-testable structures might exist. To obtain self-testable controllers with small registers of about equal size the following problem has to be solved:
OSTR (Optimal Self-Testable Realization): Let M = (S, I, 0, 6, h) be a finite state machine. Find a realization M* = ( S I * x ~2 * , I*, o*, ti*, A*) supporting a selftestable structure, such that (i) hog2 IS1 *I1 + hog2 IS2*ll is minimal, and ISl*l IS2*l
(ii) I --1 I is minimal for all solutions satisfying (i). In the next section a constructive approach to solve this problem is presented.
An algorithm for OSTR based on partition pairs
The algorithm proposed in this section constructs a solution for problem OSTR by means of partition pairs. Before a detailed description is given the concept of partition pairs is repeated shortly and a theorem providing the theoretical basis for the presented algorithm is proven.
In the following equivalence relations on the set of states S of a finite state machine will always be considered as subsets 't c S X S. This way the set theoretic operators ,,n" (intersection) and ,,U" (union) are defined for equivalence relations and there is a partial ordering on the set of equivalence relations given by ,,c" (subset). For an equivalence relation % c S X S and an element s E S the corresponding equivalence class is denoted by [SI%. The set S/% of equivalence classes completely specifies %, and for convenience we define 't mostly by S/'t and not by enumerating all the pairs. The Mm-pairs for a finite state machine M form a lattice, which has been studied intensively by [16] . The Mmlattice can be regarded as the skeleton for the set of all partition pairs. The correspondence between Mm-pairs and symmetric partition pairs is described by the following theorem. If, conversely, there is an Mm-pair (%*, s *) which is a symmetric partition pair, then by [16] (%, s) with % c % * ands* c s is a partition pair and also (a., %) with 5 c 0
Consequently, if there is no Mm-pair for a finite state is no symmetric partition pair for M. Furthermore MmTheorem 1 has two consequences for the solution of problem OSTR. Firstly, there is always a trivial solution for problem OSTR, since the identity relation id c S X S provides a symmetric partition pair (id, id) with id! n I& c e . The resulting finite state machine M* = @/id X Slid, I, 0, 6*, h*) corresponds to ,,doubling" the original machine as shown in figure 3 . Secondly, the problem of finding an optimal self-testable realization for a given finite state machine M = (S, I, 0, 6, h) reduces to the problem of finding a symmetric partition pair (%, 5 ) with % n s c e, such that (i) [log2 IS/%Il+ hog2 IS/sIl is minimal, and
(ii) I --1 I is minimal for all pairs satisfying (i).
To solve this problem a search procedure has been developed which makes use of the lattice structure of the set pairs mostly provide more balanced realizations because of % c % * and s* c s. With respect to problem OSTR it is important to note, that for an Mm-pair (%*, s*) the pair (m(s*), s*) has the minimal intersection of all pairs in {(%, s) I m(s*) c % c % * and s* c s c M(%*)), i.e. if m(s*) n s* Q e, then % n s Q e for all pairs in {(%, s) I m(s*) c % c %* and s* c s c M(%*)).
The Mm-lattice for a finite state machine M = (S, I, 0, 6, h) can be calculated from certain basis relations ps,t, where Ps,t := I,& U ((s, t), (t, s)) is the equivalence relation identifying the states s and t in S and distinguishing all other states [16] . Based on the procedure described in [ 161 and on the conclusions drawn from theorem 2 a search tree (V, E) for problem OSTR is constructed as follows:
First the set J% := (m(ps,t) I s, t E S ) is generated and F o r a n o d e ( f l l , f l 2 ) E E l e t n 1 :=(U h " 1 )~a n d n 2 :=(U fl2)t. 1fm(n1) n n l Q e , then m(n2) n n 2 Q e.
Proof: By definition of the searchtree n 1 c n 2 , and by [16] this implies m(n 1 ) c m(n2), and thus m(n 1 ) n 0 As a consequence of lemma 1, once a node fl in the searchtree with M(n) n n Q e is reached, all of its successors have this property and the subtree rooted at fl can be discarded. As demonstrated by the experimental results described in the next section this leads to an enormous reduction of the computational effort. n 1 c m(n2) n n 2 .
Experimental results
The algorithm for problem OSTR described in section 3 has been implemented as a depthfirst procedure and has been applied to most of the fully specified finite state machine benchmarks distributed for the International Workshop on Logic Synthesis '93 [20] . The results are shown in table 1. Column 2 contains the number of states in the original finite state machine, and columns 3 and 4 contain the number of states in the factors S i and S2 of the best realization found. Columns 5 and 6 list the required number of flipflops for a conventional BIST and for a BIST with the optimized structure by the presented synthesis approach. Except for tbk, for all examples the exact solution for OSTR could be calculated. For tbk the solution obtained within a given timelimit is shown. The results in table 1 show that for eight examples a nontrivial solution for OSTR, i.e. a solution with IS 1 I < I S I or I S 2 I < I S I, could be found. For shiftreg and tav even the lower bound IS1 I . I S 2 I = IS I is achieved. In these eight examples the combined networks C1 and C2 need to implement less state transitions than the original network C . Depending on the implementation style significant hardware savings are obtained compared to simply doubling C as shown in figure 3, whereby the advantages with respect t o fault coverage and speed are retained. In four examples even the number of flipflops required for a self-testable pipelined controller is smaller than the number required for a conventional BET.
Conclusions and future work
A method has been presented for implementing selftestable controllers without doubling the system registers during test mode. The proposed pipeline-like structure does not contain any direct feedback loops and is partitioned by two system registers. During self-test these registers perform test pattern generation and signature analysis alternatively. This architecture reduces the delay imposed by bypassing test registers and increases the fault coverage.
A synthesis procedure has been presented for generating minimal pipelined realizations from state transition diagrams. In most cases this optimized solution is superior to simply doubling the registers and combinational networks, and in many cases the number of flipflops is less than it is required for a conventional BIST. This indicates that not only higher speed and fault coverage is obtainable this way, but also area can be saved.
Future work will concentrate on modifying the state transition diagram t o obtain functionally equivalent machines whose self-testable realizations lead to better solutions of problem OSTR.
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